





FIG.5

signals which can be directly inputted from a PC outputting address signals A0 to A11













FIG. 10

when an additional address signal is inputted into A11 terminal






FIG. 12

CS0	C\$1	CS2	CS3	A13	A12
L	н	H	H	1	1
Н	٦	H	Н	1	0
Н	Ŧ	L	Н	0	1
Н	Н	Н	L	0	0